

# **Space Conductor Type Warnings**

*S. de Graaf*

Circuits and Systems Group  
Faculty of Electrical Engineering,  
Mathematics and Computer Science  
Delft University of Technology  
The Netherlands

Report EWI-ENS 10-01  
May 31, 2010

Copyright © 2010 by the author.  
All rights reserved.

Last revision: May 31, 2010.

## 1. INTRODUCTION

For the new *space* version 5.4.2 there is added a polarity check for subnode copy and join. A subnode is a part of a node which is found in a layout tile. A subnode is created for every conductor found in a layout tile. When a neighbor tile already contains the same conductor subnode, then a subnodeCopy can be done. In some situations, when subnodes becomes connected, then a subnodeJoin operation can be done.

However, in the technology file, you can specify the same conductor twice. This is done for the active area conductor, one has a positive and one has a negative polarity type. Only one of the two can exist in a layout tile.

However, when two tiles of the same conductor touch each other, they are connected. Because of the same conductor number, the polarity is not taken into account. Therefor a warning message is given when this happens (but only ones). For example:

```
space: warning: node join of subnodes with different conductor-type
        for conductor mask 'caa' at position (20, 28).
```

For example the following techfile is used:

```
new : PD | ND : caa

conductors :
# name      : condition  : mask : res : type
cond_mf : M1           : M1   : 0.2 : m   # conductor metall
cond_pg : PO           : PO   : 10  : m   # poly interconnect
cond_pa : caa PD !PO   : caa   : 0   : p   # p+ active area
cond_na : caa ND !PO   : caa   : 0   : n   # n+ active area
cond_wn : NW           : NW   : 0   : n   # n well

fets :
# name : condition      : gate d/s : bulk
nenh : PO caa ND       : PO caa   : @sub
penh : PO caa PD       : PO caa   : NW

contacts :
# name      : condition      : lay1 lay2 : res
cont_p : CT M1 PO      : M1 PO      : 15 # metall to poly
cont_a : CT M1 caa !PO : M1 caa     : 20 # metall to active
cont_w : CT M1 ND NW   : M1 NW      : 20 # metall to well
cont_s : CT M1 PD !NW  : M1 @sub    : 20 # metall to subs
```

Some comments about the techfile:

The new-statement defines a new mask "caa". This new name can be used in a condition, but is replaced by its condition (PD | ND). When it is used as conductor mask, then it gets a conductor number and the new name is added to the list of standard mask names. However, the new mask is not a real physical mask, but it exist in a tile when the PD or ND mask exists in the tile.

The condition of conductor "cond\_pa" can be rewritten as:

```
cond_pa : caa PD !PO
cond_pa : (PD | ND) PD !PO
cond_pa : PD !PO | ND PD !PO
cond_pa : (1 | ND) PD !PO
cond_pa : PD !PO
```

The condition of conductor "cond\_na" can be rewritten as:

```
cond_na : caa ND !PO
cond_na : ND !PO
```

Note that conductor "cond\_na" also exists in the tile where a nwell contact is done. And also the "cont\_a" contact exists! This happens also for "cond\_pa" and "cont\_a" by a substrate contact.

To eliminate this problem "NW" must be specified in the condition for "cond\_pa" and "!NW" in the condition for "cond\_na".

```
cond_pa : caa PD !PO NW : caa : 0 : p # p+ active area
cond_na : caa ND !PO !NW : caa : 0 : n # n+ active area
```


For an example of a problem layout, see the layout in next section.

The following warning happens by extraction:

```
space: warning: node join of subnodes with different conductor-type
for conductor mask 'caa' at position (20, 28).
```

## 2. PROBLEM LAYOUT

The following layout gives the warning message. This because for both transistors the drain/source area is extended to connect it directly to positive/negative power supply rails. Thereby PD and ND conductors touch each other. This happens, because on the power rails substrate and nwell contacts are made. See next section how to fix it.



```
% space -F SAMPLE_INV
space: warning: node join of subnodes with different conductor-type
          for conductor mask 'caa' at position (20, 28).
```

3. FIXED PROBLEM LAYOUT

The following layout fixes the warning message. Use always metall to connect a drain/source area.

